Abstract -NOvA (E929) is a long baseline experiment that will search for neutrino oscillations. There will be one detector near the beam source at Fermilab, and one detector in northern Minnesota. The DAQ system for the far detector collects over-threshold hits from over 450,000 channels of scintillator readouts, sorts the time-stamped data packets and archives selected time periods of data for transmission and processing. While a simple point-to-point protocol is used for the first level of data collection, Ethernet was chosen as the fabric for the rest of the DAQ. The packet time-stamp and overall system synchronization is based on two commonview GPS trained clock oscillators, one at each site. The present design cost-effectively satisfies the experiment's moderate speed and data volume requirements.
I. INTRODUCTION
Members of the NOvA Collaboration have created a preliminary design for a new experiment to study neutrino oscillations using the existing neutrino beam at Fermilab. The main goal of the experiment is to measure the probability for muon neutrino to electron neutrino oscillations (V,/ Ve ) down to a value ten times more precise than the existing experimental limit.
To do this, NOvA proposes to build and install two particle detectors optimized for identification of electron neutrino (ve) interactions. The "Near" detector is a 210 ton liquid scintillator detector placed in the existing NuMI tunnel at Fermilab. The "Far" detector is an 18 kiloton liquid scintillator detector placed 810 km North-Northwest of Fermilab in Ash River, Minnesota.
Neutrino interactions in the detectors are detected as light pulses in the scintillator. The NOvA detectors, both far and near, consist of scintillation particles suspended in mineral oil within a PVC tube. An wavelength shifting optical fiber is routed inside the PVC tube to collect the light, and an Avalanche Photo Diode (APD) attached to the fiber converts the light pulse into electrical signals. The Front End Board (FEB) will discriminate and time tag the signals. A timing system will synchronize and provide the time base to all the DAQ electronics modules. FEBs will transmit the over-threshold signals to the Data Combiner Module (DCM). The DCM will collect data from up to 64 FEBs and transmit packets of data onto the DAQ Ethernet network. A small farm of computers will buffer the data, build requested events based on the time tags and archive that data. The selected data will be transmitted to the data processing center at Fermilab. The signal from each channel of the NOvA detector consists of the digitized output of an APD. 32 channel APD arrays are each connected to an FEB, where the data is digitized, and transmitted to the Data Acquisition System at a maximum design data rate of 1 Mbps. The NOvA DAQ system collects this data from FEBs arrayed on the detectors and stores complete events into mass storage sorted by timestamp. To minimize cost and development time, it was deemed desirable to use commercial Ethernet hardware for the bulk of the DAQ system. The DCM is a custom module that has been designed to collect data from 64 FEB modules using point-to-point data links. The DCM will concatenate and packetize the data, then output it over Ethernet at a 1 Gbps rate. A three tier array of commercial gigabit Ethernet switches then routes data for events to a farm of commercial CPU nodes (Buffer Nodes) that buffer data and build the events. Complete events are passed to mass storage through a second switch array.
All modules on the detector are kept time synchronized by the NOvA Timing and Control System (TCS a round-robin rotation, allowing for efficient use of the DAQ network, its switches, and the buffer nodes themselves.
Since DCMs will be distributed about the detectors, they will be packaged in 3U rack mountable enclosures, and will be mounted adjacent to the power distribution nodes. This ensures that cables to the FEBs will be reasonably short, and can be routed near the power cables. FEB, Timing Link, and Gigabit Ethernet connectors on the DCM are all RJ-45 jacks, and CAT5e cables with RJ-45 plugs are used for all non-power connections. The DAQ network is based on commercially available Gigabit Ethernet hardware. The largest generally available commercial switch modules available at the time of purchase will be used to build a three layered switch array to allow GbE R all 228 DCMs to communicate with any of the 192 Buffer Nodes as if the -S array was actually one large switch module.
To minimize blocking at the switch, DCMs will be programmed to send data to different Buffer Nodes on a rotating basis. At system startup, each DCM will be configured with a list of buffer nodes, and the order in which to write | to them. Each DCM will also be assigned a different starting buffer node such that when all DCMs begin writing data, they will all be writing to different Buffer Nodes, allowing for maximum data transmission efficiency through the ile Block Diagram switch array.
Diagram V. BUFFER NODES
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VII. SYSTEM SOFTWARE
The DAQ system software provides the user interface to the DAQ system as well as the infrastructure for integrating the various hardware subsystems into a unified operational system. There are three major functional areas in the DAQ software: data handling and selection; DAQ system control; and quality and performance monitoring. A simplified diagram of how these functional areas are connected through the flow of information is shown in Fig. 4. --11.. At the heart of the system are the data handling functions. There are several distinct functions related to data handling. The Control of the DAQ system is provided through control messages sent from the Run Control applications and the rest of the DAQ system. The control messages will be provided by the Nova DAQ Messaging System. This messaging system provides a publish/subscribe API and abstraction for the choice of underlying transport mechanism. The goal of the abstraction is to allow replacement of the underlying transport mechanism without impacting application level code. Initially the messaging system will use EPICS with patches to change its delivery model to avoid dropped messages in a high rate environment [3] . The Run Control processes provide the user control interface for the Data Acquisition system and will allow partitioning the hardware into parallel separate DAQ systems, each of which can be controlled by a separate Run Control client process. Partitioning of the DAQ hardware allows part of the detector to be commissioned or tested in parallel with production running. The core of Run Control will provide centralized services for multiple user interfaces and manage the DAQ hardware resources for the users.
Data quality and performance monitoring insures the proper functioning of the system and the integrity and quality of the data collected. The system is composed of automated and interactive processes for monitoring. On the automated side, processes that detect a problem can raise an alarm which will be processed by the alarm server. As with control messages, the alarm messaging infrastructure is provided by the Nova DAQ Messaging System. The alarm server has the following primary functions: log alarms; serve alarm messages to interested processes; filter alarms and route selected alarms to the Run Control system. The alarm server will also provide an interface to the hardware alarm and monitoring system, which will be EPICS based. There are two types of monitoring processes. The first monitors data quality by processing a subset of the data. Depending on the specific monitoring process, results will be available interactively in a user display. The second type of monitoring process evaluates the performance of the DAQ system. Information concerning data rates, errors and other performance metrics at various points in the system is collected and sent to a monitor server. The monitor server will use a database to provide persistent buffering of monitoring information. This approach shields the primary data handling processes from user monitoring requests and simplifies the API for user code by providing one connection and one format for monitor information.
VIII. DAQ TIMING SYSTEM
The Timing and Command Distribution System provides the timing infrastructure and distributes commands to the entire detector system from the run control computer. Synchronization of the detector timing system with the neutrino beam production at Fermilab is based on two common view GPS trained oscillators. The timing commands (or run control commands) are distributed on a bidirectional high speed serial link along the length of the detector with a far-end serial loopback. This loopback permits the timing system to be designed to self-compensate for propagation delays. Pre-production DCMs are scheduled to be built in late 2007. The preproduction DCMs will differ from the prototype modules based on our experience with them to date.
Development of the timing system components is planned to begin in late 2007.
The experiment will have a CD-2/3a review in mid-2007 and if successful will move toward detector construction in 2011.
X. CONCLUSIONS Version 1 of the Prototype DCM hardware is working, with one fully assembled and two partially assembled (CPU section only) boards. Firmware and software development is ongoing with approximately 80% of the firmware development finished and operating system porting complete.
Conceptual design of the Timing system is complete and prototype development is expected to begin later this year.
System software architectural development is essentially complete, and code development has begun. A small array of prototype buffer nodes have been assembled and are currently being used for development.
